CS3.301 Operating Systems and Networks Memory Virtualization - Paging: Smaller Page Tables

1

Karthik Vaidhyanathan

https://karthikvaidhyanathan.com



INTERNATIONAL INSTITUTE OF INFORMATION TECHNOLOGY H Y D E R A B A D



Acknowledgement

The materials used in this presentation have been gathered/adapted/generate from various sources as well as based on my own experiences and knowledge -- Karthik Vaidhyanathan

Sources:

- Operating Systems: In three easy pieces, by Remzi et al.
- Lectures on Operating Systems by Youjip Won, Hanyang University




by Remzi et al. Won, Hanyang University






Memory Virtualization: High level view























VPN























CPU

done

The overall address translation Process





Size of Page Tables

- Let us take a guess about the size of a page table
 - bits for offset?
 - 12 (4 KB = 2^{12})
 - VPN: 20 bits, think about possible translations?
 - 2²⁰ translations ~ a million mappings
 - table

Consider a 32 bit address space with 4 KB pages. What will be the number of

• If each mapping is 4 bytes = total $2^{20} \times 4 = 4 \text{ MB}$ per process per page

What if there are 100 processes => 400 MB just for address translations!




What can be done to manage size?

- Can we come up with smaller page tables?
 - Linear page tables did help but they can be really big!!
- Simple solution: Why not larger pages?
 - Assume a 32 bit address space but instead of 4 KB pages how about 16 KB pages
 - 16 KB = 2¹⁴ (Offset -> 14 bits, VPN -> 18 bits)
 - 2¹⁸ entries in the page table ~ 1 MB per page table (assuming 4 bytes per entry) - Almost 1/4 reduction!!




Increasing Page Size: How good is it?


- Larger page sizes can suffer more issues with internal fragmentation
- Applications overly gets filled up with large pages and there will be empty Sizes
- Due to this issue, most system relatively small page size
 - Common size: 4 KB or 8 KB
- Can wen think of something else?
 - How about thinking in the lines of segmentation and paging?



Hybrid approach: Paging and Segmentation Can we get the best of two worlds?









Hybrid Approach: Paging and Segmentation

- Jack Dennis, the creator of Multics had such an idea
 - Construction of Multics virtual memory system
 - Combine Paging and Segmentation was the key aspect
- This can have a good reduction in the size of page table
 - What are the key segments in a process?
 - What was the approach used in Paging?


Let us revisit linear page table!






Revisiting Linear Page table

Consider a tiny 16 KB address space with 1 KB pages







Most of the entries will be invalid

Lots of space Will be wasted!!





Hybrid Approach: Paging and Segmentation

- Instead of having one page table per process?
 - Can we have it for every segment?
 - There will be total of 3 pages
 - With segmentation
 - It was one base register
 - One bound register



In hybrid, there will be those registers in the MMU - What would be this?



What about registers?

- Base register and bounds register
- Base register is about base of the page table that correspond to the segment •
- Bound indicates the end of the page table
- Assume 32 bit VA space with 4 KB pages and address space split into three segments
- How to do addressing?



Seg










How good is the Hybrid Approach

- The good parts
 - Ensures significant memory savings compared to linear page table
 - Any reason?
- Some issues
 - Segmentation is used Not quite flexible as paging
 - size. Finding memory for them can be difficult

Unallocated size between stack and heap no longer takes up space in page table?

The problem of external fragmentation comes back - Page tables can be of arbitrary





Going back to the Analogy **Over the idea of categories**




Use fixed sized shelves

Each box can contain some items The boxes are placed inside fixed sized shelves






Some mapping between product, box and shelves





Going back to the Analogy








✓ _____


Index



Living Room Furniture



Software Cigureering Research Lentre



Introducing Multi-level Page Tables


- In simple terms Turn the page table into a tree like structure
- Chop up the page table into page sized chunks
 - If an entire page of page table is full of invalid entries, don't allocate that page of the page table at all.
 - To track, use a simple data structure, Page Directory
- Page directory can specify where the Page of page table is located
 - It allows to ensure that a part of the page table contains no valid pages






Lets revisit Linear Page Table in Action





PTBR	201		
Valid	Prot	PFN 16	
I	rw rwx	15 16	
0	-	_	
0	_	_	
0	_	_	
1	rx	100	
	rwx	25	





Multiple levels of Mappings are Required

PDBR



Valid	PFN		
1	201		
0	_		
0	_		
1	204		

The Page Directory (PFN: 200)



Page 1 and 2 are not allocated - PDBR?

Page 0 of PT (PFN 201)

	Valid	Prot	PFN
	1	rw	15
_	0	rwx	16
_	0	-	_
	0	_	_

Page 3 of PT (PFN 204)

Valid	Prot	PFN
1	rx	100
0	rwx	25
0	_	_
0	—	—

Software En



Multi-Level Page Tables has Advantages

- Allocate page table space promotional to the address space being used • Each portion of the page table fits neatly within a page
- - Easier to manage memory
 - OS can simply grab the next free page when it needs to grow the page table
- Compare with linear page table indexed by VPN requires contiguous memory
 - If page table is large, finding such block of memory may be hard!
- Multi-level page table also comes with a cost Any guess?





Multi-Level Page Table comes with Overhead

- TLB Miss Scenario
 - There will be two loads from the memory
 - One for the Page directory and one for PTE itself
 - Trade-off between time and space
 - Smaller page tables, yes but not free! Lookups are costly
- Another issue is complexity
 - Building the multi-level tables and complicated lookups





An Illustrative Example

- Consider an address space of 16 KB with 64-byte pages
 - 16 KB: 2¹⁴ as bits
 - 14 bit virtual address space
 - 64 byte implies 6 bits for offset
 - 8 bits remaining for VPN

• Assume that 0 and 1 are for code, 4 and 5 for stack, 254 and 255 for heap If it was full table then 256 entries - Assume each entry 4 bytes ~ 1 KB table



An Illustrative Example

- Can be divided into 16, 64 byte pages
- Each page can hold 16 PTE (16 *4 = 64)
- 256 entries spread over 16 pages
- Number of entries in the Page Directory: 16 How?
- Number of bits required to index into directory: 4 How?
- Number of bits required to index into PTE: 4 How?







Representation

Page Directory		Page of PT (@PFN:100)		Page of PT (@PFN:101)			
PFN	valid?	PFN	valid	prot	PFN	valid	prot
100	1	10	1	r-x		0	
	0	23	1	r-x		0	
	0		0			0	
	0		0			0	
	0	80	1	rw-		0	
	0	59	1	rw-		0	
	0		0			0	
	0		0			0	
	0		0			0	
	0		0			0	
	0		0			0	
	0		0			0	
	0		0			0	
	0		0			0	
	0		0		55	1	rw-
101	1		0		45	1	rw-






An Illustrative Example

- Eg: Address translation
 - 11 1111 1000 0000
 - 8 bits VPN: 4 bits for PDR, 4 bits for getting to PTE
 - Last 6 bits offset
 - Try to work it out!









Solution

- 1111 points to 101
 - PT corresponding to PFN 101
- Next step is to get the PTE
 - VPN (1110) corresponds to 14th entry
- PFN of the 14th entry is 55!
 - Add offset to 55 PFN to get the exact physical address!








More than Two Levels


- Its not about just two levels in Multi-level page tables
 - Deeper tree is possible
 - Why is it required?
- Assume a 30 bit Virtual address space and 512 byte pages
 - Virtual address has 21 bits for VPN and 9 bits for offset
 - Assuming PTE is 4 bytes, 128 PTE can fit on single page
 - 7 bits required to index into PT to get the PTE
 - Remaining 14 bits for mapping to right PT from PDR!!




Multi-level page tables


- Page directory itself is divided into multiple pages
 - One additional meta directory on top of all directories
 - The top most one points to the right directory
 - The directory further points to the correct Page table to fetch PTE
 - The PTE and offset is combined to generate physical address
- In case of TLB miss, the memory look up will be multi access
 - In two level itself it can be two additional access








Inverted Page Tables Not this one!





can use for all sorts



Inverted Page Tables

- Instead of having one page table per process
 - Have one single page table for all the processes
 - Searching for an entry is like searching through entire table
 - Linear scan can be very expensive!!
 - Remember: Page tables are just data structures
 - All crazy combinations can be though off! (Hash tables)









Some more questions needs answers!

• What if the size of the address space is larger than the physical space?

- Are all pages of all active processes always in main memory?
 - All of them may not fit in the main memory so how does it work?

 OS uses a part of the disk (swap sp use - How does that work?

OS uses a part of the disk (swap space) to store pages that are not active in





Course site: <u>karthikv1392.github.io/cs3301_osn</u> Email: <u>karthik.vaidhyanathan@iiit.ac.in</u> **Twitter:** @karthi_ishere



Thank you



